Ecosystem/xmrig
Ecosystem/xmrig
1
0
Fork 0
mirror of https://github.com/xmrig/xmrig.git synced 2024-10-31 13:37:48 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
1712 commits 21 branches 165 tags 52 MiB
Commit graph

1712 commits

This branch
This branch
All branches
Author SHA1 Message Date
XMRig
f6752310b4 Backport fixes from v4. 2019-09-20 14:54:18 +07:00
xmrig
e5c75fa2f7
Update CHANGELOG.md 2019-09-20 14:30:38 +07:00
XMRig
40e8bfe443 Added global backends hashrate to "GET /2/backends" endpoint. 2019-09-20 14:15:35 +07:00
XMRig
ed11c0a6da Fixed config file permissions after write (MSYS only). 2019-09-20 02:54:33 +07:00
XMRig
365667ee0a #1180 Fixed race condition in nonce reset. 2019-09-20 00:30:20 +07:00
XMRig
1cfd5f0735 [opencl] Better cn/r specific resource management. 2019-09-19 03:42:11 +07:00
XMRig
e8ee091e5a Fixes for Intel OpenCL platform. 2019-09-19 02:05:42 +07:00
XMRig
133cd30b2e #1177 Fixed unroll syntax for old drivers. 2019-09-18 23:46:51 +07:00
XMRig
e3fcb99d84 Allow partially started threads. 2019-09-17 02:22:59 +07:00
XMRig
e8acb8a2a9 Simplify code. 2019-09-16 23:53:39 +07:00
XMRig
2a107cc463 Improved thread self test error message. 2019-09-16 01:27:51 +07:00
XMRig
1cd1f13fee v3.1.3-dev 2019-09-16 00:29:46 +07:00
XMRig
7af3e4e340 Merge branch 'master' into dev 2019-09-16 00:29:18 +07:00
XMRig
d8b07570a3 v4.0.1-evo 2019-09-16 00:28:40 +07:00
XMRig
95c960574a Merge branch 'beta' into evo 2019-09-16 00:27:57 +07:00
XMRig
8266cd893b v4.0.0-beta 2019-09-15 19:14:01 +07:00
XMRig
cb07469f4a Merge branch 'evo' into beta 2019-09-15 19:05:00 +07:00
xmrig
e2fb6dd288
Update CHANGELOG.md 2019-09-15 18:54:13 +07:00
XMRig
5b1613997a Update APP_DESC 2019-09-15 18:23:41 +07:00
XMRig
7bec469948 Change APP_KIND to miner. 2019-09-15 18:11:25 +07:00
XMRig
cc10a9cb4d Merge branch 'dev' into evo 2019-09-15 18:05:15 +07:00
XMRig
171762d1aa v3.1.2 2019-09-15 18:04:18 +07:00
XMRig
78fd2fd0ac Merge branch 'dev' 2019-09-15 18:01:30 +07:00
xmrig
ff981ecb5c
Update CHANGELOG.md 2019-09-15 16:25:05 +07:00
xmrig
62d184a377
Update CMAKE_OPTIONS.md 2019-09-15 15:57:02 +07:00
xmrig
c6accf5151
Create CMAKE_OPTIONS.md 2019-09-15 15:26:22 +07:00
XMRig
a8f5b8ac8b #1132 Fixed CentOS 7 compatibility. 2019-09-15 13:26:26 +07:00
XMRig
179ef31b80 Fixed cmake 2.8 support. 2019-09-14 20:34:15 +07:00
xmrig
f4ba1e35e1
Update CHANGELOG.md 2019-09-14 15:57:50 +07:00
XMRig
8a69c23646 Use RxAlgo:base instead of switch. 2019-09-14 12:00:33 +07:00
xmrig
bee01544c5
Merge pull request #1171 from SChernykh/evo 
RandomX config generator for OpenCL
 2019-09-14 11:17:05 +07:00
SChernykh
9e22c2609c RandomX config generator for OpenCL 
Also fixed compilation errors on VS2019
 2019-09-13 21:05:00 +02:00
SChernykh
6eba700ecf Merge remote-tracking branch 'upstream/evo' into evo 2019-09-13 15:27:14 +02:00
XMRig
6f5d175d12 Fix compile warning, mostly struct/class inconsistency. 2019-09-13 18:21:05 +07:00
XMRig
66fd532ee6 Fixed Linux build. 2019-09-13 17:23:33 +07:00
XMRig
29f605e8ae Fixed MSVC build. 2019-09-13 17:17:48 +07:00
XMRig
1013c23f46 Merge branch 'feature-opencl' into evo 2019-09-13 17:00:05 +07:00
XMRig
8d61374311 Enable OpenCL by default. 2019-09-13 16:55:44 +07:00
XMRig
9399491a64 Use sub buffers. 2019-09-13 16:10:12 +07:00
XMRig
5a91552060 OclLib improvements. 2019-09-13 10:35:32 +07:00
XMRig
bd1ffa56dc Added OpenCL code minification . 2019-09-12 18:50:35 +07:00
XMRig
046eb4d9fd Added autoconfig stub for RandomX. 2019-09-12 15:21:14 +07:00
XMRig
ad7141fe21 Implemented option "dataset_host". 2019-09-12 13:49:27 +07:00
XMRig
7f0891a0f0 Merge branch 'dev' into feature-opencl 2019-09-12 13:16:42 +07:00
XMRig
04a4a6cadc Implemented OpenCL JIT mode. 2019-09-12 13:10:50 +07:00
XMRig
db79911c4b Fixed invalid shares. 2019-09-12 10:00:12 +07:00
XMRig
82595ee256 Cleanup. 2019-09-12 01:09:30 +07:00
xmrig
f3b55d6b08
Merge pull request #1168 from SChernykh/dev 
RandomX: optimized loading from scratchpad
 2019-09-12 00:15:41 +07:00
SChernykh
2322e3bcf7 RandomX: optimized loading from scratchpad 
Prefetches scratchpad data as soon as possible to calculate data address for the next load.

Up to ~1.4% speedup on Ryzen 7 3700X @ 4.1 GHz, RAM 3200 MHz 14-14-14-28 with optimized sub-timings:
Variant|Before H/S|After H/S
-------|----------|---------
rx/0|8663|8777
rx/wow|9867|10009
rx/loki|8652|8731
 2019-09-11 19:10:01 +02:00
XMRig
95daab4bc0 Implemented VM mode for OpenCL RandomX. 2019-09-12 00:01:03 +07:00