SChernykh
|
4571899664
|
Removed MSR mod for Bulldozer
It turned out to be useless: https://www.reddit.com/r/MoneroMining/comments/et7s7w/psa_amd_opteronfxa6a8a10_owners_needed_to_test/
|
2020-01-27 09:39:39 +01:00 |
|
xmrig
|
6d9b50b938
|
Merge pull request #1516 from SChernykh/dev
Fix compile error
|
2020-01-24 20:52:29 +07:00 |
|
SChernykh
|
cd763be05b
|
Fix compile error
|
2020-01-24 14:09:07 +01:00 |
|
xmrig
|
4e6b24d67d
|
Merge pull request #1515 from SChernykh/dev
Fix crash on Linux
|
2020-01-24 19:35:40 +07:00 |
|
SChernykh
|
42a7194e93
|
Fix crash on Linux
|
2020-01-24 13:34:12 +01:00 |
|
xmrig
|
01e063f6f5
|
Update CHANGELOG.md
|
2020-01-24 11:42:32 +07:00 |
|
xmrig
|
81e3f6e7d9
|
Merge pull request #1510 from SChernykh/dev
Optimized CFROUND
|
2020-01-23 12:49:13 +07:00 |
|
SChernykh
|
9f1753cc4f
|
Optimized CFROUND
|
2020-01-22 20:11:00 +01:00 |
|
xmrig
|
39eafc3255
|
Merge pull request #1508 from SChernykh/dev
Added support for BMI2 instructions
|
2020-01-22 12:00:45 +07:00 |
|
SChernykh
|
d342968211
|
Added support for BMI2 instructions
|
2020-01-21 19:44:56 +01:00 |
|
XMRig
|
c5968e8896
|
New NetworkState.
|
2020-01-16 21:48:39 +07:00 |
|
xmrig
|
8e6f4d4ecb
|
Merge pull request #1502 from SChernykh/dev
Optimizations for AMD Bulldozer
|
2020-01-15 20:26:06 +07:00 |
|
SChernykh
|
f80177cbd3
|
Optimizations for AMD Bulldozer
- Added support for XOP instructions
- Enabled Ryzen code for Bulldozer because it's faster there too
|
2020-01-15 13:04:26 +01:00 |
|
xmrig
|
32b0314990
|
Merge pull request #1501 from SChernykh/dev
MSR preset for Bulldozer CPUs
|
2020-01-15 08:57:14 +07:00 |
|
SChernykh
|
665e43fecc
|
MSR preset for Bulldozer CPUs
Also fixed verbose output for MSR presets with masks.
|
2020-01-14 19:27:34 +01:00 |
|
xmrig
|
b5fb96dca0
|
Merge pull request #1500 from SChernykh/dev
JIT compiler: removed unnecessary memcpy from generateProgram()
|
2020-01-14 07:59:08 +07:00 |
|
SChernykh
|
73722ce186
|
JIT compiler: removed unnecessary memcpy from generateProgram()
|
2020-01-13 18:00:41 +01:00 |
|
XMRig
|
638ed7b4f2
|
v5.5.2-dev
|
2020-01-12 12:55:50 +07:00 |
|
XMRig
|
b5b12216d6
|
Merge branch 'master' into dev
|
2020-01-12 12:55:04 +07:00 |
|
xmrig
|
d2867a2ed8
|
Merge pull request #1495 from jtgrassie/missed-script-change
add intel change to boost script
|
2020-01-12 09:56:37 +07:00 |
|
Jethro Grassie
|
e290995999
|
add change to boost script
|
2020-01-11 21:42:48 -05:00 |
|
XMRig
|
9ae8907b3e
|
v5.5.1
|
2020-01-12 08:34:01 +07:00 |
|
XMRig
|
a80f3e8190
|
Merge branch 'dev'
|
2020-01-12 08:32:16 +07:00 |
|
xmrig
|
b3d1ca6cb2
|
Update CHANGELOG.md
|
2020-01-12 07:43:29 +07:00 |
|
xmrig
|
0290b1ed3c
|
Merge pull request #1493 from SChernykh/dev
Update MSR preset for Intel
|
2020-01-09 14:24:11 +07:00 |
|
SChernykh
|
869209389e
|
Update MSR preset for Intel
As per https://github.com/xmrig/xmrig/issues/1433#issuecomment-572126184
|
2020-01-09 08:10:36 +01:00 |
|
XMRig
|
c6530e352f
|
Code cleanup.
|
2020-01-07 10:13:01 +07:00 |
|
xmrig
|
706f588b36
|
Merge pull request #1489 from SChernykh/dev
JIT compiler tweaks
|
2020-01-07 02:41:40 +07:00 |
|
SChernykh
|
eb20dfbc94
|
JIT compiler tweaks
|
2020-01-06 13:57:48 +01:00 |
|
xmrig
|
f69ba3ea1d
|
Update CHANGELOG.md
|
2020-01-03 19:54:28 +07:00 |
|
XMRig
|
88ff807700
|
Fix compile warnings.
|
2020-01-03 19:11:48 +07:00 |
|
XMRig
|
e76e75cdff
|
Merge branch 'dev' of github.com:xmrig/xmrig into dev
|
2020-01-03 05:36:47 +07:00 |
|
XMRig
|
083c61754b
|
Fixed unwanted resume after dataset change.
|
2020-01-03 05:36:22 +07:00 |
|
xmrig
|
146bbda33f
|
Merge pull request #1477 from SChernykh/dev
Refactor Ryzen fix to fix compilation issues
|
2019-12-31 17:07:37 +07:00 |
|
SChernykh
|
c9f90e6770
|
Refactor Ryzen fix to fix compilation issues
|
2019-12-31 11:55:07 +02:00 |
|
xmrig
|
6a2a8579ae
|
Merge pull request #1473 from SChernykh/dev
Auto-config for mobile Ryzen APUs
|
2019-12-31 02:36:30 +07:00 |
|
SChernykh
|
29dd2c2138
|
Cleanup
|
2019-12-30 20:55:03 +02:00 |
|
SChernykh
|
4e5aef0a8a
|
Auto-config for mobile Ryzen APUs
|
2019-12-30 20:53:21 +02:00 |
|
XMRig
|
039c42b1fe
|
v5.5.1-dev
|
2019-12-30 16:05:51 +07:00 |
|
XMRig
|
1e45349890
|
Merge branch 'master' into dev
|
2019-12-30 16:05:24 +07:00 |
|
XMRig
|
d64bbfa9c0
|
#1469 Fixed build with gcc 4.8.
|
2019-12-30 16:04:07 +07:00 |
|
XMRig
|
d5605a29b4
|
v5.5.0
|
2019-12-29 21:42:11 +07:00 |
|
XMRig
|
4c28fa6009
|
Merge branch 'dev'
|
2019-12-29 21:41:40 +07:00 |
|
XMRig
|
ad9ae6a143
|
Merge branch 'dev' of github.com:xmrig/xmrig into dev
|
2019-12-29 15:36:39 +07:00 |
|
XMRig
|
a5b0bc04cc
|
Add "cn/ultra" alias for tlo-pool.raasu.org pool.
|
2019-12-29 15:36:05 +07:00 |
|
xmrig
|
f491e99bf9
|
Update CHANGELOG.md
|
2019-12-29 03:43:10 +07:00 |
|
XMRig
|
402c44b547
|
Added "cn-pico/tlo".
|
2019-12-29 00:29:19 +07:00 |
|
XMRig
|
ac4086b273
|
Fix build.
|
2019-12-28 02:00:08 +07:00 |
|
XMRig
|
f00769f758
|
Code style cleanup.
|
2019-12-28 01:45:54 +07:00 |
|
xmrig
|
6ceb4dfc4f
|
Merge pull request #1465 from SChernykh/dev
Fix for 1st-gen Ryzen crashes
|
2019-12-27 18:26:26 +07:00 |
|